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Abstract — The main problems occurring during high power
device modeling are discussed in this paper. Unipolar and
bipolar device properties are compared and the problems con-
cerning high time-constant values related to the diffusion phe-
nomena in the large base are explained. Traditional and novel
concepts of power device simulation are presented. In order
to make accurate and modern semiconductor device models
widely accessible, a website has been designed and made avail-
able to Internet users1, allowing them to perform simulations
of electronic circuits containing high power semiconductor de-
vices. In this software, a new distributed model of power diode
has been included. Together with the existing VDMOS macro-
model library, the presented approach can facilitate the design
process of power circuits. In the future, distributed models
of IGBT, BJT and thyristor will be added.
Keywords — power device modeling, SPICE, circuit simulation,
VDMOS, PIN diode, IGBT, web-based simulation.
1. Introduction
Many CAD programs have been developed in microelec-
tronics and successfully applied to circuit analysis. The
question arises, why there are no CAD programs for power-
circuit analysis? In this paper, we will discuss the need for
a development of a new kind of power semiconductor de-
vice models. Additionally, we will present a new concept
of a free, Internet-based software development, dedicated
to power semiconductor circuit analysis. Until now, high
prices and hardware requirements limited the access to pro-
fessional CAD tools for the majority of educational insti-
tutions, students and small enterprises. Free versions of
commercial software have limited functionality and do not
contain the modern numerical algorithms and the libraries
of device models.
This is especially true in the case of power electronics, as
it requires advanced device models to obtain simulation re-
sults of good accuracy. Such models are not available now,
even in the commercial versions of the CAD software.
The increasing popularity of the Internet can help to solve
this problem. Wilamowski, Malinowski and Regnier [33]
were probably the first to see the possibility of performing
circuit simulations over the Internet by means of dedicated
Internet applications. Simulation software may run on re-
mote servers and results may be sent to the user in the form
of numerical data or graphics. Wilamowski et al. [34] have
put special emphasis on the pay-per-use access to simula-
tion software and platform-independent user interface pro-
1http://www.dmcs.p.lodz.pl/dmcs-spice
vided by a web page. In this paper, a development of a free
simulation environment is discussed that includes new nu-
merical algorithms and modern device models. The Inter-
net is not only considered as a data transmission system
but first of all as a medium for international cooperation
of scientific centres, enterprises and individual users that
would enable the development of better and freely accessi-
ble simulation tools and models [27–30, 34].
2. Power device modeling
The main parameters of power semiconductor devices are:
– voltage-blocking capability,
– current capability,
– switching performance,
– safe-operation limits.
The basic parameters of modern power devices are pre-
sented in Table 1. As can be seen from this table, the
switching performance of a VDMOS (a unipolar device) is
very good, but its current capability and maximum block-
ing voltage are much smaller than in the case of bipolar
devices (GTO [14, 31] and GCT). The IGBT transistor is
a kind of fusion of the best properties of unipolar and bipo-
lar devices. Voltage and current rating is much better than
in the case of VDMOS and switching properties are much
better than in the case of GTO and GCT.
Table 1
The basic parameters of the most commonly applied
modern power devices
Parameters VDMOS IGBT GTO GCT
VM [V] 1000 4500 6000 6000
IT [A] 350 900 6000 6000
tON [µs] 0.1 0.2 10 –
Storage time [µs] 0 6 30 5
fT [kHz] 2000 100 1 1
VON [V] Very high Low Very low Very low
Figure 1 presents the product of device V-I ratings for
power semiconductor devices. The solid line represents
the present state and the dotted line the future trends in
power semiconductor device development.
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Fig. 1. Product of device V-I ratings [VA] as a function of
operating frequency.
In all types of power devices, the blocking capability is
a function of the large base width and its doping concen-
tration. Expression (1) gives the value of the maximum
blocking voltage (breakdown voltage) as a function of the
large base doping concentration ND:
VB = 60
(
1016
ND
) 3
4
, (1)
where: ND – doping concentration [cm−3],
VB – blocking voltage [V].
Expression (2) gives the value of the large-base width as
a function of blocking voltage VB and doping concentration
ND without taking the punch trough effect into account:
W =
√
2ε(Φ+ |V |)
qND
∼=
√
2ε |V |
qND
, (2)
where: W – large base width.
The conclusion from these two expressions is that for a high
value of blocking voltage, the semiconductor devices must
have a low doping and a large width of the base.
The necessary base width values have been calculated from
expressions (1) and (2) for three different values of large
base doping with the corresponding maximum blocking
voltage VB. The results are presented in Table 2.
The most important conclusion from this table is that for
the high power semiconductor devices the voltage must be
supported in a large base. Therefore, the charge transport
through the base cannot be instantaneous and the voltage
drop over such a structure cannot be neglected. Let us
consider now two types of power devices – a unipolar one
and a bipolar one. In the case of the unipolar device, the
current capability, or in other words, the value of RON re-
sistance, can be found from a very simple consideration
depicted in Fig. 2.
Table 2
The maximum blocking voltage
and necessary base width for three different values
of large-base doping concentration
Device ND VB [V] W [µm]
1 1.25 ·1014 cm−3 1600 125
2 1 ·1014 cm−3 1895 157
3 1 ·1013 cm−3 10700 1175
According to Table 2, for a given value of the large base
doping concentration, the corresponding maximum block-
ing voltage VB and the necessary base width can be calcu-
lated. In the case presented in Fig. 2, the value of ND is
equal to 1.25 · 1014 cm−3. The corresponding maximum
blocking voltage is 1600 V and the base width is equal
to 125 µm. Current density in the case of the unipolar
device can be expressed by:
Jn = qµnnE = qµnn
V
W
, (3)
where: E is the electric field, n is the carrier concentration
(equal to ND in this case), µn is the electron mobility, q is
the elementary charge.
Taking into account Fig. 2, the value of RON for the unipolar
device having the surface equal to 1 cm2 can be found from
the following expression:
Rcm2 =
V
Jncm2
=
W
qµnNDcm2
, (4)
In the case of the device from Fig. 2, this value will be
equal to 0,462 Ω. In the case of high current this value of
on-state resistance is definitely too high. Even for a rela-
tively low current of 10 A, the voltage drop will be 46 V.
We can thus conclude that unipolar devices cannot be ap-
plied in the case of high voltages. This conclusion is in
accordance with the real device parameters presented in
Table 1.
In the case of a bipolar device, the situation is completely
different. Two mechanisms are responsible for the current
density and it can be expressed by a set of the following
equations:
Jn = qµnnE +qDn
∂n
∂x , (5a)
Jp = qµp pE −qDp
∂ p
∂x , (5b)
J = Jn + Jp + ε
∂E
∂ t , (5c)
where: Dn and Dp are electron and hole diffusion constants,
respectively, and ε is the permittivity.
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As can be seen from Eqs. (5a–5c), the current capabil-
ity in the case of bipolar devices is higher than in the
previous case. Due to the diffusion, the maximum current
density is much higher and consequently the correspond-
ing voltage drop much lower than in the case of unipo-
lar devices. Additionally, in the bipolar structure some
effects resulting from the changes in the effective base
doping can appear, for example: the base widening ef-
fect, and thyristor effect rendering in the additional current
capability.
Now, we will analyze how the mechanism of charge trans-
port through the large base influences the switching perfor-
mance of the device.
Fig. 2. Illustration of RON calculation in the case of unipolar
devices.
According to Fig. 2 the charge transport time through the
large base in the case of the unipolar device can be ex-
pressed by:
t =
Wepi
vnsat
, (6)
where: vnsat is the electron saturation velocity:
vnsat = 107
cm
s
[
T
300 K
]−0.87
. (7)
In the case of power devices operating in conditions of high
electric field, one can assume that all the charge carriers are
able to attain their maximum speed. For the temperature
equal to 300 K, the transit time through the large base can
be easily calculated. In Table 3 transit times for three values
of base width are presented.
As can be seen from Table 3, in the case of unipolar devices
even for a very large base the transit time is very short and,
in the majority of cases, the internal time constant of the
device can be neglected, compared with the time constant
of the external circuit.
The situation is different in the case of bipolar devices. As
a first order simplification, we can assume that the transit
time of minority carriers through a large base can be ex-
pressed by [25]:
τD =
W 2epi
2D
=
W 2epi
4Dn
, (8)
where: D = 2Dn at a high injection level.
Table 3
Electron transit time through the large base
of a unipolar device for three different base widths
Device W [µm] Transit time [ns]
1 125 1.25
2 157 1.57
3 1175 11.75
In Table 4 the transit time for three values of base width is
presented.
Table 4
Electron transit time through the large base
of a bipolar device for three different base widths
Device W [µm] Transit time [µs]
1 125 1.12
2 157 1.76
3 1175 98.62
In this case the transit time through the large base is very
long and the internal time constant of bipolar devices can
be much higher than those of the external circuit. In such
a case, a simple lumped model cannot be used any longer.
It is necessary to take into account the carrier transport
inside the bipolar devices and the distributed model should
be applied. Until now such a model did not exist in the
circuit CAD simulation programs.
3. Contemporary methods of power
device simulation
Because of the problems mentioned above, correct power
device simulation is not possible in standard simulation pro-
grams. The first question is why power-device models are
necessary? Their main areas of application are as follows:
– power integration – simulation of power functionality
in integrated circuits [24],
– correct simulation of power dissipation inside power
semiconductor devices (with special emphasis on the
losses during the switching period),
– computation of the temperature distribution inside the
semiconductor structure,
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Fig. 3. The internal structure of VDMOS power transistor.
– correct design of the cooling environment,
– prediction of the second thermal breakdown.
In the case of unipolar devices, such as VDMOS (Fig. 3),
minority carriers are responsible for current conduction in
the normal mode of operation. Therefore, it is possible
to build a relatively simple macromodel [17–23, 25] tak-
ing into account all the internal elements of the presented
structure.
A macromodel of this type, developed for SPICE-like sim-
ulators, is presented in Fig. 4 [17–23]. In the case when
the body diode DGD is not conducting (VDMOS is not
reverse biased), this model is quite accurate and can be
applied for a simulation of all types of circuits. The situa-
tion is different when the body diode DGD starts to conduct
current and diffusion phenomena have to be considered.
Fig. 4. VDMOS SPICE-like macromodel [2, 23].
In Fig. 5 a half-bridge circuit configuration is presented.
The corresponding results of the simulation and measure-
ment are shown in Fig. 6. The voltage and current wave-
forms are in good agreement with the experiment, and
even the power dissipation inside the structure can be cor-
rectly predicted.
Fig. 5. Half-bridge circuit configuration [23].
Fig. 6. The simulation and measurement results of a half-bridge
with VDMOS transistors [23].
The above considerations lead us to the conclusion that in
the case of unipolar devices we have:
– no problem with the diffusion phenomena (minority
carriers only),
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– very good accuracy obtained by means of lumped
models and fast simulation,
– clear physical/geometrical interpretation of model pa-
rameters,
– distributed models are necessary only to model the
operation of the body diode DGD.
Such a simple approach cannot be applied in the case of
a bipolar structure, such as PIN diode, thyristor or IGBT.
In Fig. 7, the cross-section of an IGBT elementary cell
is presented. All the important phenomena occur in the
large base (in this case in the n− region). In this punch-
through IGBT transistor, the large base is relatively short,
but even in such a case, one cannot neglect the minority
carrier transport phenomena.
Fig. 7. The internal structure of IGBT power transistor (cross-
section of an elementary cell) [5–8].
The most commonly adopted approach to solve this prob-
lem is the application of a finite element, finite difference
or finite box method.
In Fig. 8 the discretisation of one IGBT cell for 2D simula-
tion is presented. The application of such models enables
not only correct current and voltage response simulation
but even evaluation of the internal power losses, energy
dissipation, temperature distribution (with an additional
thermal submodel [6, 10–13]) and current density inside
the structure.
As an example of this type of simulation, collector-emitter
voltage and collector current as well as dissipated power
and energy losses during IGBT switching are presented in
Figs. 9 and 10.
The application of an additional thermal model enables the
computation of the temperature rise inside the semicon-
ductor structure. This additional thermal model has to be
a three-dimensional one. In Fig. 11, the time waveforms of
Fig. 8. Discretisation mesh used during 2D analysis of an IGBT
structure [6].
Fig. 9. VCE and ICE during IGBT switching [6].
total power dissipation and the maximum temperature rise
inside the studied IGBT structure, are presented.
The main drawback of such an approach is the very long
time of simulation and difficulty in simulating more than
one or two power devices in the same circuit. The power
circuits designers need relatively simple models which can
be applied in standard SPICE-like circuit simulation pro-
grams with a very short time of simulation and the possi-
bility of high power circuit simulation. In the next section
a new approach to this problem will be presented.
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Fig. 10. Power and energy losses during IGBT switching [6].
Fig. 11. Time waveforms of total power dissipation and maxi-
mum temperature rise inside the IGBT structure [6].
4. Developing the new type of bipolar
power device model
Lumped semiconductor devices models are applied in all
versions of SPICE programs. Such models can be used in
the case of low-power devices, where the base is relatively
short and device internal time constants are much lower
than those of the external circuit. For the reasons that
will be explained later, our model will be implemented in
SPICE3F5 simulator.
In order to enable simulation of circuits containing power
semiconductor devices, we will try to develop separate de-
vice models, taking into account the distributed nature of
the phenomena occurring in bipolar power devices and de-
termining their dynamic response. In this section, a model
of PIN diode will be presented [27]. Its development is the
key point for future design of this type of models for BJT,
IGBT or thyristor.
In order to simplify the modeling procedure, we will apply
the so-called “modular” approach. In the semiconductor
structure considered here, we will distinguish several re-
gions of different physical and/or electrical nature. Then,
a simplified sub-model will be assigned to each of them.
This approach allows for decreasing the simulation time
considerably without any important loss of accuracy [4, 15].
As explained above, in the case of power semiconductor
devices the most important is the large base region, which
assures high voltage blocking capability during the off-state
and where the excess carriers are stored during the on-state
(Fig. 12). The simplest device in which one can consider
all important physical phenomena is the PIN diode. The
well known, one-dimensional Benda-Spenke model [1] has
been adopted for this purpose. The behaviour of stored
charge carriers can be described by means of the ambipolar
diffusion equation:
∂ 2 p(x, t)
∂x2 −
1
D
(
p(x, t)
τ
+
∂ p(x, t)
∂ t
)
= 0 (9)
where: p is the carrier concentration, D is the ambipolar
diffusion constant and τ is the common electron and hole
lifetime.
Fig. 12. Modular modeling concept and its application to PIN
diode.
Equation (9) cannot be solved analytically, therefore many
different approaches using numerical solutions have been
presented in the literature. The proposed model is based on
the algorithmic approach, i.e. the solution is obtained with
a numerical algorithm. A new efficient centered weighted
essentially non-oscillatory (CWENO) scheme [16] is used
to ensure high computational stability and good accuracy.
After the solution of Eq. (9) is obtained, the negative volt-
age drop in the space charge region can be calculated ap-
plying Poisson’s equation [29]:
dE(x)
dx = −
ρ(x)
ε
, (10)
where: E is the electric field, ρ is the charge density and
ε is the permittivity.
In order to solve this nonlinear equation, the Newton-
Raphson method has been applied [29].
5. Simulation environment
In the proposed approach, the simulation software runs on
a network server and the user interface is provided by a web
page ensuring data entry point and result presentation. One
should be carefully consider operations to be performed on
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the client side and on the server side [30, 33]. Current
server performance and network bandwidths enable all the
operations to be performed on the server side. The user
receives simulation results in the form he requested and
all he needs to use to develop a simulation environment
is a web browser. This makes the proposed solution as
portable and platform-independent as possible, which can
ease the cooperation between different users. However, in
some situations it may be more suitable to do some data
processing on the client side. Thus, we are considering
a development of some client-side software that could be
used when desired.
The designed simulation environment comprises four main
modules as illustrated in Fig. 13. Computational resources
are provided by means of Apache server running under
Linux operating system. Nevertheless, the code is portable
to Windows and Unix operating systems. Circuit analysis
is performed with a batch-executed simulator that may in-
clude additionally implemented device models. Simulation
results are processed with GNUPlot, providing graphical
data representation. Finally, graphical user interface func-
tions (circuit description and simulation parameters input
point as well as results visualization) have been imple-
mented in PHP code that dynamically generates HTML
pages rendered by the user’s web browser (Fig. 14).
Fig. 13. Structure and data flow of the developed simulation
environment.
Thanks to the proposed solution, simulation and data pro-
cessing can be performed on dedicated servers, therefore
not engaging the computers of end-users. Another advan-
tage is that no additional software has to be installed on the
end-user side. In order to ensure free access to the environ-
ment, it has been based on open source and GNU-licenced
software.
Fig. 14. Designed website – circuit data input (a) and plotted
simulation results (b).
The circuit simulation core has been based on Simulation
Program with Integrated Circuit Emphasis (SPICE) because
of high popularity and strong position of SPICE-like sim-
ulators. This choice ensures wide accessibility of the envi-
ronment.
Because of its open source character, Berkeley SPICE3F5
[26] has been used. This enables constant improvement of
the designed environment by implementation of new device
models and more efficient numerical algorithms. Also, the
simulation core could be customized to meet the require-
ments of the project.
During the development of the presented environment, it
turned out that linearization algorithms implemented in
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Fig. 15. The implemented linearization algorithm – power diode
example.
Fig. 16. Number of diode voltage evaluations using the origi-
nal SPICE3F5 and the new linearization algorithm (calls per mi-
crosecond of simulation time). The calculations were made for
diode reverse and forward recovery (see device current Id and
voltage Vd waveforms).
the original SPICE3F5 were unable to assure numerical
convergence during the simulation of circuits containing
highly nonlinear elements, such as the power diode model
presented. Thus, a better-suited algorithm has been pro-
posed and included in the developed software. During each
iteration, the conductance value is calculated based on
two points from its closest neighbourhood, as presented in
Fig. 15. If convergence problems occur, a simplified algo-
rithm is used. The new algorithm has permitted the number
of calls of the function implementing the diode character-
istics to be decreased, especially when fast dynamic pro-
cesses take place in the device structure (Fig. 16).
Fig. 17. Simulation results – PIN diode reverse and forward
recovery with inductive load: (a) current waveforms; (b) power
dissipation waveforms and average values: 2D – bidimensional
model; built-in – built-in PSPICE power diode model with fitted
parameters; distr. – distributed model included in the presented
package.
Simulation results obtained with the model and the devel-
oped simulation environment described above are presented
in Fig. 17. They show a good agreement with 2D simu-
lations performed with the simulator MOPS [5, 8, 9, 32]
based on the finite-box method, and demonstrate the erro-
neous results obtained with the built-in SPICE diode model
with fitted parameters.
6. Conclusion
In this paper, the most important phenomena in power semi-
conductor devices have been discussed. As a conclusion
concerning power bipolar devices we found that:
– there is a problem with the diffusion (minority carri-
ers),
– the accuracy of computation is very poor when
lumped models are used, therefore new compact
models are very welcome [35],
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– for correct simulation, distributed models are still
necessary.
In order to make the simulation of power devices possible,
a new type of a PIN diode model has been proposed in this
paper. The results obtained seem to be very promising as
far as the accuracy and simulation time are concerned.
In the last part of this paper, a free environment allowing
the electronic circuit design by means of Internet has been
presented. Thanks to the implemented PIN diode model,
users have been given the possibility to simulate a realistic
behaviour of circuits containing power diodes and VDMOS
transistors. One should note that a professional design pro-
cess might require the designer to consider electro-thermal
couplings in power devices [3, 35]. However, it seems that
the developed tool offers new possibilities as compared to
the commercial CAD packages currently available.
The client-server system architecture and the Berkeley
SPICE basis enable the application of the environment in
the education of electronics and facilitate the future devel-
opment of such tools in cooperation with other scientific,
educational or industrial centres, as well as with individ-
ual users worldwide. Future extensions of the environment
are being considered by including models of other power
semiconductor devices.
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